Test scheduling research for networkonchip based on sine cosine algorithm

doi:10.13382/j.jemi.2017.08.003

Home > Archive>Volume 31, Issue 8, 2017 >1178-1182. DOI:10.13382/j.jemi.2017.08.003

Test scheduling research for networkonchip based on sine cosine algorithm
DOI:
                        10.13382/j.jemi.2017.08.003
                    
CSTR:
                        
                    
Author:
                        Zhu Wangchun1Zhu Wangchun
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Zhou Tian1Zhou Tian
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Hu CongHu Cong
1. School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; 2. School of MechanoElectronic Engineering, Xidian University, Xi’an 710071, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Xu Chuanpei1Xu Chuanpei
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Zhu Aijun1Zhu Aijun
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site

                    
Affiliation:1. School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; 2. School of MechanoElectronic Engineering, Xidian University, Xi’an 710071, China
Clc Number:TN47
Fund Project:

Article

Figures

Metrics

Reference

Cited by

Materials

Comments

Abstract:

How to optimize the test time under multiple constraints is an urgent problem to be solved in the networkonchip (NoC) testing. An optimization method of NoC test scheduling based on sine cosine algorithm (SCA) is proposed. A parallel test method using dedicated test access mechanism (TAM) is adopted, and a test scheduling model for NoC is built to satisfy the power consumption and pin constraints. To achieve test time minimization, the population fluctuation with the sine and the cosine function around the optimal solution, and a group of random operators and adaptive variables are adopted. Comparing experiments on the ITC’02 test benchmarks test show that the proposed algorithm can achieve shorter test time than that of the particle swarm optimization (PSO) algorithm.

Key words:Network on Chip; test scheduling; sine cosine algorithm; optimization

Get Citation

Copy

Article Metrics

Abstract:
PDF:
HTML:
Cited by:

History

Received:
Revised:
Adopted:
Online: September 16,2017
Published:

Home

Introduction

Editorial Committee

Current Issue

Policy

Contact Us

Chinese

Get Citation

Share

Article Metrics

History

Article QR Code