Reconfigurable architecture design based on fault-aware fault-tolerant routing algorithm
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TP302

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Network communication performance will be affected when permanent fault occurs, most of the existing fault tolerant methods use re-routing strategies, the uncertainty of the bypass selection can bring longer delays or even form hotspots around the failed node leading to deadlocks. In this paper, a new router architecture, DRRA, is proposed to address various failure cases in 2D mesh NoC. The different input and output ports are connected by the added components and three different connect methods are defined, when packets encounter a faulty node, it will select the appropriate method to directly bypass the faulty node based on the specific fault location and routing information to ensure the connectivity of the network. The experimental results show that compared with other fault-tolerant schemes, the proposed method has good performance and reliability in the presence of multiple failed nodes in the network and does not bring excessive hardware overhead. In the hotspot traffic mode, the proposed scheme in this paper can reduce the average packet transmission delay by 57. 4% compared with the ReRS scheme and 38. 9% compared with MiCoF.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: September 18,2023
  • Published:
Article QR Code