Analysis and optimization of differential vias in high-speed PCB
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TN41;TN301

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Signal integrity is important in highfrequency and highspeed circuits. The discontinuity of differential vias seriously affects signal integrity. According to the design requirements for lowreflection, hightransmission and impedancestabilization of differential vias for differential and commonmode signals in highspeed printed circuit boards (PCB), firstly, the equivalent physical model and the circuit model of the differential vias are established to analyze the differential signal and the common mode signal of the differential vias. Then, based on the PCB stack structure and wiring pattern design, threedimensional electromagnetic simulation software HFSS is used to set different vias center distance, antipad diameter and ground vias number. Time domain impedance, return loss, and insertion loss of differential vias are simulated and analyzed. Besides, Sparameters and impedance changes in the time domain are used to analyze the differential performance and commonmode performance of vias. Finally, through the simulation results, it is found that the center of the vias hole is 38 mils(1 mil=0025 4 mm), the antipad diameter is 32 mils, and the set of double vias and ground vias optimizes the performance of differential signals and common mode signals. This paper presents a new idea for optimizing the performance of differential vias and provides a reference for highspeed differential vias design.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: June 15,2023
  • Published: January 31,2020
Article QR Code