基于正弦余弦算法的NoC测试规划研究
作者:
作者单位:

1. 桂林电子科技大学电子工程与自动化学院桂林5410041; 2. 西安电子科技大学机电工程学院西安710071

中图分类号:

TN47

基金项目:

国家自然科学基金(61561012, 61662018)、广西自动检测技术与仪器重点实验室(YQ16106)、广西高校科学技术研究项目(KY2015YB110)、广西中青年教师基础能力提升项目(2017KY0210)资


Test scheduling research for networkonchip based on sine cosine algorithm
Author:
Affiliation:

1. School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; 2. School of MechanoElectronic Engineering, Xidian University, Xi’an 710071, China

  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [15]
  • |
  • 相似文献 [20]
  • | | |
  • 文章评论
    摘要:

    如何实现多约束条件下测试时间优化是目前片上网络(NoC)测试中亟待解决的问题。提出一种基于正弦余弦算法(SCA)的NoC测试规划优化方法。采用专用TAM的并行测试方法,在满足功耗、引脚约束的条件下,建立测试规划模型,对NoC进行测试。通过群体围绕最优解进行正弦、余弦的波动,以及多个随机算子和自适应变量进行寻优,达到最小化测试时间的目的。在ITC’02 test benchmarks测试集上进行对比实验,结果表明相比粒子群优化(PSO)算法,提出的算法能够获得更短的测试时间。

    Abstract:

    How to optimize the test time under multiple constraints is an urgent problem to be solved in the networkonchip (NoC) testing. An optimization method of NoC test scheduling based on sine cosine algorithm (SCA) is proposed. A parallel test method using dedicated test access mechanism (TAM) is adopted, and a test scheduling model for NoC is built to satisfy the power consumption and pin constraints. To achieve test time minimization, the population fluctuation with the sine and the cosine function around the optimal solution, and a group of random operators and adaptive variables are adopted. Comparing experiments on the ITC’02 test benchmarks test show that the proposed algorithm can achieve shorter test time than that of the particle swarm optimization (PSO) algorithm.

    参考文献
    [1]LIU C, IYENGAR V, IYENGAR V, et al. Thermalaware testing of networkonchip using multiplefrequency clocking[C]. IEEE Vlsi Test Symposium, 2006.
    [2]许川佩,姚芬,胡聪. 基于云进化算法的NoC资源节点优化测试研究[J]. 电子测量与仪器学报, 2012,26(3): 192196. XU CH P, YAO F, HU C. Optimal test of NoC resource nodes based on cloud evolution algorithm[J]. Journal of Electronic Measurement and Instrument, 2012,26(3): 192196.
    [3]RICHTER M, CHAKRABARTY K. Optimization of test pincount, test scheduling, and test access for NoCbased multicore SoCs[J]. IEEE Transactions on Computers, 2014, 63(3): 691702.
    [4]许川佩,刘洋,莫玮. 带分复用的三维片上网络测试规划研究[J]. 仪器仪表学报, 2015,36(9): 21202128. XU CH P, LIU Y, MO W. Research on test scheduling of three dimensional networkonchip with bandwidth division multiplexing[J]. Chinese Journal of Scientific Instrument, 2015,36(9): 21202128.
    [5]许川佩,凌景,胡聪. 动态带分复用的三维片上网络协同优化研究[J]. 仪器仪表学报, 2016,37(12): 28212828. XU CH P, LING J, HU C. Research on collaborative optimization of three dimensional networkonchip based on dynamic bandwidth division multiplexing [J]. Chinese Journal of Scientific Instrument, 2016,37(12): 28212828.
    [6]COTA E, KREUTZ M, ZEFERINO C A, et al. The impact of NoC reuse on the testing of corebased systems[C]. Napa Valley, California, USA: IEEE, 2003.
    [7]HU C, LI Z, XU C, et al. Test scheduling for networkonchip using XYdirection connected subgraph partition and multiple test clocks[J]. Journal of Electronic Testing: Theory and Applications, 2016, 32(1): 3142.
    [8]BENABDENBI M, MAROUFI W, MARZOUKI M. CASbus: A test access mechanism and a toolbox environment for corebased system chip testing[J]. Journal of Electronic Testing: Theory and Applications, 2002, 18(4): 455473.
    [9]MARINISSEN E J, KAPUR R, LOUSBERG M, et al. On IEEE P1500’s standard for embedded core test[J]. Journal of Electronic Testing: Theory and Applications, 2002, 18(4): 365383.
    [10]IYENGAR V, CHAKRABARTY K, MARINISSEN E J. Test wrapper and test access mechanism cooptimization for systemonchip[J]. Journal of Electronic Testing: Theory and Applications, 2002, 18(2): 213230.
    [11]LARSSON E, PENG Z. A reconfigurable power conscious core wrapper and its application to systemonchip test scheduling[J]. Journal of Electronic Testing: Theory and Applications, 2008, 24(5): 497504.
    [12]CHATTOPADHYAY S, REDDY K S. Genetic algorithm based test scheduling and test access mechanism design for systemonchips[C]. IEEE International Conference on Vlsi Design, 2003.
    [13]MIRJALILI S. SCA: A sine cosine algorithm for solving optimization problems[J]. KnowledgeBased Systems, 2016, 96(3): 120133.
    [14]MARINISSEN E J, IYENGAR V, CHAKRABARTY K. A set of benchmarks for modular testing of SoCs[C]. IEEE International Test Conference, 2002.
    [15]CLERC M, KENNEDY J. The particle swarm: Explosion, stability, and convergence in a multidimensional complex space[J]. IEEE Transactions on Evolutionary Computation, 2002, 6(1): 5873.
    引证文献
    网友评论
    网友评论
    分享到微博
    发 布
引用本文

朱望纯,周甜,胡聪,许川佩,朱爱军.基于正弦余弦算法的NoC测试规划研究[J].电子测量与仪器学报,2017,31(8):1178-1182

复制
分享
文章指标
  • 点击次数:3634
  • 下载次数: 17631
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 在线发布日期: 2017-09-16
文章二维码