NoC中负载均衡的AVOQ路由器设计
作者:
作者单位:

1.合肥工业大学计算机与信息学院合肥230009; 2.合肥工业大学电子科学与应用物理学院合肥230009

中图分类号:

TP302; TN915.03

基金项目:

国家自然科学基金(61474036,61274036,61371025,61574052)、安徽省自然科学基金(1508085MF117)资助项目


Design of loadbalancing AVOQ router in networkonchip
Author:
Affiliation:

1. School of Computer and Information, HefeiUniversity of Technology, Hefei 230009, China;2. School of Electronic Science and Applied Physics,HefeiUniversity of Technology, Hefei 230009, China

  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [16]
  • |
  • 相似文献 [20]
  • | | |
  • 文章评论
    摘要:

    针对片上网络中使用虚拟输出队列(VOQ)机制的路由器在网络拥塞时存在的头阻塞问题,提出负载均衡的AVOQ路由器架构。首先,输入缓冲区仍使用VOQ机制来处理头阻塞问题。其次,在路由计算模块自适应地选择输出端口,确保数据从较不拥塞的端口输出;在单个虚通道内自适应地读取数据包,确保下游不拥塞的流量能够在网络里流通。实验结果表明,相较于虚通道路由器和VOQ路由器,AVOQ路由器平均延时最多减少83.2%和57.1%,吞吐率最多增加72.7%和33.3%,功耗和面积开销可接受。该方案通过两个层级的自适应均衡全网的流量分布,缓解拥塞,进而降低头阻塞出现的可能性,并在头阻塞出现时消除其影响,提升网络性能。

    Abstract:

    When congestion occurs in the network, VOQ routers still suffer a certain degree of headofline blocking (HoL) problem in the networkonchip (NoC).Aiming at this issue, we propose the loadbalancing AVOQ router architecture. Firstly, the VOQ mechanism is kept to deal with the HoL problem. Secondly, a flexible output port can be picked up in the routing computing module, making sure that the dada is ported out to the less congested road and a single virtual channel (VC) can read the packet adaptively, so that the less congested flow in the downstream can be transmitted. The experimental results show that, compared to the VC router and the VOQ router, AVOQ router reduces the average latency by 83.2% and 57.1% and improves the throughput by 72.7% and 33.3% at most, while the area overhead and power consumption are affordable. By the use of above adaptive mechanism, the network load is balanced and the congestion is relieved, and the appearing of the HoL is decreased. Moreover, the impact of HoL is eliminated as long as it appears,and the network performance is improved greatly.

    参考文献
    [1]谈恩民, 朱峰, 尚玉玲. 基于 SPEAⅡ算法的SoC测试多目标优化研究[J]. 国外电子测量技术, 2015,34(8): 2933. TAN EN M, ZHU F, SHANG Y L. Optimization of SoC test multiple objectsbased on SPEAⅡ algorithm[J].Foreign Electronic Measurement Technology, 2015,34(8): 2933.
    [2]刘泽元, 王友仁, 陈则王, 等. 基于改进 EKF 的飞机蓄电池在线 SoC 估计方法[J]. 电子测量技术, 2015,38(7): 119123. LIU Z Y, WANG Y R, CHEN Z W, et al.Method of aircraft battery online SoC estimation based on improved EKF algorithm[J].Electronic Measurement Technology, 2015,38(7): 119123.
    [3]吴志祥, 高波, 蒋文贤, 等. 基于SoC的 DW450 断路器用欠压脱扣器研究与设计[J]. 中国测试, 2014,40(6): 6467. WU ZH X, GAO B, JIANG W X, et al. Research and design of undervoltagerelease used in DW450 circuit breaker based on SoC[J]. China Measurement & Testing, 2014,40(6): 6467.
    [4]许川佩, 刘洋, 莫玮. 带分复用的三维片上网络测试规划研究[J]. 仪器仪表学报, 2015, 36(9): 21202128. XU CH P, LIU Y, MO W.Research on test scheduling of three dimensional networkonchip with bandwidth division multiplexing[J].Chinese Journal of Scientific Instrument, 2015, 36(9): 21202128.
    [5]欧阳一鸣, 王悄, 梁华国, 等. 基于故障粒度划分的NoC链路自适应容错方法[J]. 电子测量与仪器学报, 2015, 29(8): 11021113. OUYANG Y M, WANG Q, LIANG H G, et al. Link adaptive faulttolerant method based on fault granularity partition in NoC[J]. Journal of Electronic Measurement and Instrumentation, 2015, 29(8): 11021113.
    [6]GAUR M S, LAXMI V, ZWOLINSKI M, et al. Networkonchip: Current issues and challenges[C]. 19th International Symposium on VLSI Design and Test (VDAT), IEEE, 2015: 13.
    [7]ESCAMILLA J V, FLICH J, GARCIA P J. ICARO: Congestion isolation in networksonchip[C]. 8th IEEE/ACM International Symposium on NetworksonChip (NoC), 2014:159166.
    [8]KUMAR A, KUNDU P, SINGH A P, et al. A 4.6 Tbits/s 3.6 GHz singlecycle NoC router with a novel switch allocator in 65nm CMOS[C]. 25th International Conference on Computer Design, IEEE, 2007: 6370.
    [9]NICOPOULOS C A, PARK D, KIM J, et al. ViChaR: A dynamic virtual channel regulator for networkonchip routers[C]. 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’06), IEEE, 2006: 333346.
    [10]NGUYEN S T, OYANAGI S. A low cost singlecycle router based on virtual output queuing for onchip networks[C]. 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD), IEEE, 2010: 6067.
    [11]GARCIA P J, QUILES F J, FLICH J, et al. Efficient, scalable congestion management for interconnection networks[J]. IEEE Micro, 2006, 26(5): 5266.
    [12]NACHIONDO T, FLICH J, DUATO J. Buffer management strategies to reduce holblocking[J]. IEEE Transactions on Parallel and Distributed Systems, 2010, 21(6): 739753.
    [13]BEN MBAREK I, MAZOUZI M, HASNAOUI S, et al. Hybrid iSLIP scheduling algorithm for Network on Chip[C].2nd World Symposium on Web Applications and Networking (WSWAN), IEEE, 2015: 17.
    [14]FU W, YUAN M, CHEN T, et al. Design and evaluation of virtual channelbased opticalelectrical interface for optical networkonchip[C]. International Conference on Computer and Information Technology (CIT), IEEE, 2014: 365372.
    [15]欧阳一鸣, 何敏, 梁华国, 等. 3DNoC中故障感知的RVOQ容错架构设计[J]. 计算机辅助设计与图形学学报, 2015 (1): 192200. OUYANG Y M, HE M, LIANG H G, et al. A faulttolerant architecture design of faultaware rvoq in threedimensional networkonchip[J]. Journal of ComputerAided Design & Computer Graphic, 2015 (1): 192200.
    [16]TANG M, LIN X, PALESI M. Routing pressure: A channelrelated and trafficaware metric of routing algorithm[J]. IEEE Transactions on Parallel and Distributed Systems, 2015, 26(3): 891901.
    引证文献
    网友评论
    网友评论
    分享到微博
    发 布
引用本文

欧阳一鸣,陈静雯,梁华国,黄正峰,杜高明,安鑫. NoC中负载均衡的AVOQ路由器设计[J].电子测量与仪器学报,2017,31(1):92-98

复制
分享
文章指标
  • 点击次数:8516
  • 下载次数: 43692
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 在线发布日期: 2017-07-20
文章二维码