Design and implementation of pulse compression based on DSPs embedded in FPGA

Home > Archive>Volume 39, Issue 9, 2016 >96-101

Design and implementation of pulse compression based on DSPs embedded in FPGA
DOI:
                        
                    
CSTR:
                        [cstr]
                    
Author:
                        Su HaiSu Hai
1. Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China; 2. University of Chinese Academy of Sciences, Beijing 100190，China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Zhang Qunying1Zhang Qunying
Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Ye Shengbo1Ye Shengbo
Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Zhang Xiaojuan1Zhang Xiaojuan
Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Fang Guangyou1Fang Guangyou
Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site

                    
Affiliation:1. Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China; 2. University of Chinese Academy of Sciences, Beijing 100190，China
Clc Number:TN911
Fund Project:

Article

Figures

Metrics

Reference

Cited by

Materials

Comments

Abstract:

In the pseudo random coded ultrawideband radar system, realtime pulse compression of the raw echo signal is the first and key step for signal processing. A new method of fast and realtime pulse compression is proposed in this paper as the sampling rata of ultrawideband radar is high and the amount of echo data is large, but the processing speed of DSP chips and microprocessors is limited. In order to achieve fast and realtime pulse compression, this method is based on the crosscorrelation algorithm on time domain by calling the DSPs embedded in FPGA in pipeline mode to parallel computing. The simulation and experimental results show that the proposed method can well realize the pulse compression for ultrawideband radar.

Key words:pulse compression; FPGA; parallel computing; pipeline; time domain

Get Citation

Copy

Article Metrics

Abstract:
PDF:
HTML:
Cited by:

History

Received:
Revised:
Adopted:
Online: October 17,2016
Published:

Home

Introduction

Editorial Committee

Policy

Contact Us

中文版

Get Citation

Share

Article Metrics

History

Article QR Code