Parameterized method for fault test of embedded multiplier
DOI:
Author:
Affiliation:

1. Hunan Provincial Key Laboratory Agriculture Intelligent Control Technology, Huaihua 418000, China; 2. Huaihua University, Huaihua 418000, China

Clc Number:

TN710

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    This paper describes a fault detection and diagnosis method with BIST technology to verify the integrity of the embedded multiplier cores in Alteral’s FPGAs. This approach uses an architecture independent test algorithm implemented by the hardware description language. Through three configuration download, it can detect all kinds of faults in multipliers at the modes of operation. At the same time, it can identify the location of faulty multiplies. Finally, verifying the effectiveness and accuracy of the proposed method through an integral BIST test circuit which based on the test model of measured multiplier.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: July 21,2016
  • Published: