The realization of a novel bad block management algorithm for NAND Flash
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TP2

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    A FPGA based NAND Flash bad block management scheme is presented, on the basis of common bad block management of the nonvolatile NAND Flash memory. The scheme uses bad block replacement strategy to divide all blocks into Data block area and Good block reserved area. The bad block identification and replacement is realized through the establishment of indexbased bad block marking tables BBT (bad block table) and the bad block map RTT (reserved translate table). At the same time, the two tables are saved in the NAND Flash to guarantee the nonvolatile storage of bad block information and the highspeed performance query of bad blocks. Taking into account the bad block emerging, bad block identification, bad block information storage and highspeed replacement of bad block, this scheme is the complete solution for bad block management. Experiments showed that this strategy has the advantages of small bad block information capacity, fast replacement and high reliability.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: March 01,2016
  • Published:
Article QR Code