Design of reset and selection unit module in IEEE1149.7 CJTAG IP core

Home > Archive>Volume 40, Issue 11, 2017 >52-55

Design of reset and selection unit module in IEEE1149.7 CJTAG IP core
DOI:
                        
                    
CSTR:
                        [cstr]
                    
Author:
                        Hou XingnaHou Xingna
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; Guangxi Key Laboratory of Automatic Detecting Techno1ogy and Instruments, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Chen ShouhongChen Shouhong
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; Guangxi Key Laboratory of Automatic Detecting Techno1ogy and Instruments, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
Ma JunMa Jun
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; Guangxi Key Laboratory of Automatic Detecting Techno1ogy and Instruments, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site
He ZhengliangHe Zhengliang
School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; Guangxi Key Laboratory of Automatic Detecting Techno1ogy and Instruments, Guilin 541004, China
Find this author on All Journals
Find this author on BaiDu
Search for this author on this site

                    
Affiliation:School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China; Guangxi Key Laboratory of Automatic Detecting Techno1ogy and Instruments, Guilin 541004, China
Clc Number:TN407
Fund Project:

Article

Figures

Metrics

Reference

Cited by

Materials

Comments

Abstract:

Based on the indepth study of IEEE1149.7 standard, the paper designs and implements the target chip CJTAG IP core in the test architecture proposed by standard to solve the problem of test. The design and implementation of reset and selection unit （RSU）module is mainly introduced. The RSU module mainly realizes four functions: Startup options choice, reset signals generation, escape detection, RSU online/offline choice. The design is based on the Quartus II application platform and through the ModelSim to complete the simulation and verification. The simulation results show that the test signals generated by the RSU module can meet the requirements of IEEE1149.7, and can be able to achieve the appropriate test function of the CJTAG chip.

Key words:IEEE1149.7; CJTAG; IP core; reset and selection unit(RSU)

Get Citation

Copy

Article Metrics

Abstract:
PDF:
HTML:
Cited by:

History

Received:
Revised:
Adopted:
Online: January 02,2018
Published:

Home

Introduction

Editorial Committee

Policy

Contact Us

中文版

Get Citation

Share

Article Metrics

History

Article QR Code