Parallel acceleration of turbocode decoding based on MIC
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TN927

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Turbocode has received wide attention due to excellent error correction ability and performance near to the Shannon limit. In order to satisfy the realtime requirement of decoding, the multicore parallel processing and iterative computing capabilities of Intel′s many integrated core (MIC) processor and OpenMP′s ability to automatically parallelize programs are used to decode Turbocode. Then MIC migration and parallelization are used to the CPU program. While ensuring the decoding performance, the LogMAP algorithm with the polyline approximation is used and adjusted and simplified at the code level. For the actual satellite signal, using the databased MIC multithread parallel processing mode. Compared to the CPU processing, the calculation speed of the Intel Xeon Phi Coprocessor 7120 Many Integrated Core processor has nearly 60 times improvement. What is more, it can achieve 8 Realtime processing of the burst signal.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: May 19,2021
  • Published:
Article QR Code